[1]
“Design and analysis of Gate all around Tunnel FET In 10nm Technology”, IJFANS, vol. 11, no. Special Issue 6, pp. 47–52, Jan. 2022, Accessed: Aug. 11, 2026. [Online]. Available: https://www.ijfans.org/index.php/Journal/article/view/7275