Design and Implementation of High-Speed Vedic Multiplier Architectures Using Optimized Adder Topologies for Efficient VLSI Systems. IJFANS [Internet]. 2022 Jan. 1 [cited 2026 Aug. 24];11(11):2413-21. Available from: http://www.ijfans.org/index.php/Journal/article/view/12736