Design and Implementation of High-Speed Vedic Multiplier Architectures Using Optimized Adder Topologies for Efficient VLSI Systems. (2022). International Journal of Food and Nutritional Sciences, 11(11), 2413-2421. http://www.ijfans.org/index.php/Journal/article/view/12736