DESIGN AND IMPLEMENTATION OF HIGH PERFORMANCE, LOW POWER MASKED 128-AES USING FPGA. IJFANS [Internet]. 2022 Jan. 1 [cited 2026 Jul. 18];11(11):17998-8004. Available from: https://www.ijfans.org/index.php/Journal/article/view/12438