“DESIGN AND IMPLEMENTATION OF HIGH PERFORMANCE, LOW POWER MASKED 128-AES USING FPGA”. International Journal of Food and Nutritional Sciences, vol. 11, no. 11, Jan. 2022, pp. 17998-04, https://www.ijfans.org/index.php/Journal/article/view/12438.