DESIGN AND IMPLEMENTATION OF HIGH PERFORMANCE, LOW POWER MASKED 128-AES USING FPGA. IJFANS. 2022;11(11):17998-18004. Accessed July 18, 2026. https://www.ijfans.org/index.php/Journal/article/view/12438