Design and Implementation of High-Speed Vedic Multiplier Architectures Using Optimized Adder Topologies for Efficient VLSI Systems. IJFANS 2022, 11 (11), 2413-2421.