AN EFFICIENT DESIGN OF MULTIPLIER CIRCUIT USING WALLACE TREE REDUCTION TECHNIQUE IN BICMOS LOGIC. IJFANS 2022, 11 (11), 3829-3835.