2022. Design and Implementation of High-Speed Vedic Multiplier Architectures Using Optimized Adder Topologies for Efficient VLSI Systems. International Journal of Food and Nutritional Sciences. 11, 11 (Jan. 2022), 2413–2421.